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ABSTRACT
Recent laboratory experiments indicate that cermet thin-film
resistors consisting of a mixture of 80 percent chromium and 20
percent silicon monoxide can be fabricated to a high sheet resistance
of 4500 ohms per square with pronounced thermal and radiation
stability. Cermet films produced in this study had a thermal sta-
bility of < 1 ppm/° C from -50° C to +175° C and a radiation stability
of <1% variance in absolute resistance for fluences up to 1 x 1015
e/cm` at a 1.5 Mev energy level. Cermet resistor fabrication tech-
niques are shown to be physically compatible with silicon semicon-
ductor integrated circuit (IC) technology. Cermet thin-film resistors
offer a stable, wide-rang alternative to the inherent instabilities and
relatively narrow range of values of present--day silicon resistors.
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THERMAL AND RADIATION STABILITY OF
THIN-FILM CERMET RESISTIVE ELEMENTS
INTRODUCTION
From recent studies that project into future usage of integrated circuits
(IC's) it is now apparent that new and improved resistor elements for silicon
monolithic integrated circuits must be produced if IC's are to achieve the level
of high performance demanded by rigorous deep space applications. The tradi-
tional silicon resistor in IC's, consisting of a diffused layer and reverse-bias
junction, does not meet the basic requirements of IC's for space applications
such as: low temperature coefficients, preciseness and wide range of resistance
values, and minimal parasitic capacitance. However, cermet thin-film resis-
tors have shown that they closely approach these critical requirements an(' in
addition, bring to the IC a resistor element with controlled thermal and radiation
stability.
Early work on cermets, reported in 1959 by IBM (1) was not very
encouraging. However, with the concerted efforts of a number of investi-
gators (2 and 3), considerable improvement has been achieved lately in
terms of thermal stability, fabrication control, and understanding the physical
nature and electrical properties of cermet. The potential combination of the
metal-dielectric components in cermets are numerous; many systems have al-
ready been studied. They include: Ni-Cr, Ta-Ta 2 05 , TaSi-CrSi, Pt-W03,
Pt-Ta 2 0 5
 , Au-W03, and Au-Ta 2 0 5
 . Mixturcs of Ta, Si, Cr, and Al 2 03 have
also been under investigation (4) .
Recently, the Cr-SiO cermet thin-film .resistor has been favored because of
its excellent stability under both thermal stress and humidity, as well as stabil-
ity in storage (2 and 6) . A temperature coefficient of resistance (TCR)
of less than 1 ppm/° C has been obtained in a useful range of sheet resis-
tance (up to 4500 ohms/square). Thus, the high sheet resistance values attain-
able in cermet elements afford considerable reduction in the area density re-
quirements of the resistor portion of an IC.
This report discusses some of the physical controls attainable in cermets
and the electrical properties attainable in thin-film cermet elements when em-
ployed apart from IC devices. Some of the properties attainable when cermet
elements are built into IC's are also discussed.
Texas Instruments (TI), under NASA contract, fabricated the cermet devices
studied in this program and performed the thermal tests. Details of their work
1
eare discussed in Reference 5. The radiation performance evaluation was car-
ried out at the NASA-Goddard radiation facility and is reported here.
CERMET CHARACTERISTICS AND PROPERTIES
Material Composition
The cermet charge material. studied is a powder mixture of 80 percent by
weight chromium and 20 percent by weight silicon monoxide which represents
77. 1 atomic percent chromium and 22.9 mole percent silicon monoxide, The
chromium is a 300 mesh powder containing as the dominant impurity copper in
concentrations of 1 to 10 ppm. The silicon monoxide is Kemet Select Grade
(#10 mesh vacuum baked) mechanically pulverized fine powder. The two pow-
ders were thoroughly mixed in the ratio mentioned above.
Fabrication
An oil diffusion, liquid nitrogen trapped, vacuum system was used for cer-
met evaporation with system pressure varying between 9 x 10 -6 and 2 x 10-7 torr.
Resistor deposition was carried out by downward evaporation of the Cr-SiO pow-
der mixture contained in a resistance heated boat arranged as in Figure 1. This
configuration had a source-to-substrate distance of six inches, with target slices
positioned face-upward on an insulated stainless steel table, heated from below
by quartz incandescent tubes. An externally operated manual shutter was located
between ti; e source and target.
Critical Steps in Charge Deposition
Factors affecting a good vacuum deposition, such as maintaining absolute
cleanliness within the bell-jar, were absolutely essential to controlling the phys-
ical and electrical properties of the evaporated cermet. Outgassing of target
slices was achieved by heating to 450'C for 30 minutes prior to deposition.
Generally, the pressure transient was smaller when the powder charge was pre-
heated before a deposition run. Figure 2 is typical of the sequence followed dur-
ing the cermet deposition.
To eliminate possible contact resistance errors, sheet resistance of the
deposited film was monitored by a four-terminal method. The choice of monitor
materials and temperature were controlled so as to duplicate the conditions of
deposition on the target-slices. The monitor itself was fabricated by first cavi-
troning a standard hall bar sample from chemically polished silicon which was
fiirther refined by light chemical etching. This was followed by oxidation of the
silicon bar to 5000A, then Si 3 N4
 deposition to 1000A by the reaction of silane and
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Figure 1. Evaporator Components Arranged for Cr-SIO Cermet Deposition
3
It
(;
IC
^C
Y,
4C
70
w
z 8C
w
9C
10C
11C
14C
Sheet Resistance---- — -- Ohms /Square (R o )
10 3 	too	 10''	 1CJl'	 107
OPEN SHUTTER
CLOSE SHUTTER
OPEN SHUTTER
	
CLOSE SHUTTER	 O
	
1	 /
1
	
t	 ^
t
OPEN TO AIR
	 ¢	 ,^
	
1	 ^1
	
STO.,' . 1N AR 30 MINb
	
1	 1	 / ^,	 1 I l t
	
RE;;ISTOR DEFINITION 5 
	
100 300
T° C
)0
Figure 2. Deposition Sequence
ammonia in a hydrogen diluent at 850'C. Evaporated aluminum contacts were
then applied. The monitor was placed in a spring contact fixture for cermet
depositic n. as shown in Figure 1.
The question of deposition uniformity was resolved by adding microscope
slides to an early run, and determining film thickness values by interferometer
measurements. These measurements showed a thickness variation from 417A
to 590A with a system accuracy of t 100A.
Pesi,c tor Profile
Three types of resistor patterns were included in this study. Two of the
patterns were made to evaluate resolution capability and the effects of resistor
aspect ratio and contact resistance. The third pattern, adopted for circuit con-
struction (see Figure 3) permitted the use of the reverse aluminum process
which dd'ined cermet strips to dimensions of 0.4 mil wide and 0.4 mil separation.
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Figure 3. Cermet Patterns
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1The final arrangement of the cermet resistor sections was an array of six
discretely tapped resistors on a common silicon chip. The chip was mounted on
a TO-5 tow profile header and enclosed in a kovar case.
Temperature Coefficient of Resistance (TCR)
Cermet resistors produced show a TCR of less than 1 ppm/° C in the tem-
perature range between -50'C and +175'C for a sheet resistance of 4400 ohms/
square. Resistance versus temperature curves for typical devices are shown
in Figures 4a and 4b. They are characterized by a smell negative coefficient
which is attributed partly to film composition, partly to annealing, and partly to
chromium corrosion.
The temperature characteristics of cermet thin-film resistors were
also evaluated by Braun and Lood (6) . They show a tracking coefficient
(deviation in the ratio of two resistors as a function of temperature) for a cermet
to be f 1 ppm/° C from -150'C to 450'C .
Thermal Stress
Thermal stress behavior in Cr-SiO cermet resistive films have been
studied by a number of investigators (1 through 4) with varying results.
For this program, a controlled thermal stress analysis was conducted on 10 dis-
crete cermet resistc ~ elements that had been fabricated in the manner described
earPor. The data corroborate previous findings in showing a high degree of
thermal stress stability in the film.
The 10 cermet resistors underwent a thermal stress at 175-C for 168 hours.
To approximate a circuit function, the devices received a continuous do load
current of about 10 microamperes. Instability of resistance was within
measurement accuracy of +0.5% for this one-week test. To further evaluate
their temperature response, six of the ten units were kept under thermal
stress for an additional 168 hours at an increased load current of up to 70 nuicro-
amperes. These s^ampjles continued to show no detectable change in resistance.
The test data were+#':f r!. by a direct x-y plot of current vs voltage for both posi-
tive and negative voltages up to 3.5 volts. Figure 5 shows a typical t=race of the
relationship between applied voltage and load current; it is linear and without
measurable thermal effects.
In another study (6) , a flash-evaporated Cr-SiO cermet mixture was
evaluated. That study showed uni.torm drift in the direction of increasing
resistance of approximately one percent per 1000 hours for storage at 200°C
and 0. 25 percent per 1000 hours for storage at 150° C . This small change was
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Figure 5. Stress Test Stability
attributed to oxidation of the chromium. Stable characteristics were also ob-
served in unprotected (uncased) resistor elements exposed directly to a temper-
ature of 60°C and a relative humidity of 95 percent for 500 hours.
Radiation Stress
It has been shown that ceramic insulating materials such as Al203, SiC,
T'02, BeO, and MgO have excellent radiation resistance under severe radiation
bombardment of greater than 1 x 10 20 (nVo)t (7) . It is then conceivable
that a "semi-insulating" material such as Cr-SiO (Cermet) might also ex-
hibit good radiation resistance because of its ceramic constituent.
To test for radiation stability in cermets, a test lot of 24 cermet resistor
elements were subjected to an intense radiation sequence of fluence levels up to
8
I x 10 15 e/cm'` at an energy level of 1.5 Mev . These 24- resistors were a rep-
resentative sample of the devices fabricated as previously described.
All resistors were loaded with 10 microamperes of do current while being
irradiated to simulate a typical circuit function. A Dymec Data Acquisition Sys-
tem, having an accuracy of f 0.15 percent, recorded the absolute resistance
values before, during, and after irradiation at programmed intervals.
Excursions in resistance values during irradiation were within one percent
of initial values, and in each case, showed a trend toward slightly decreasing
values with higher fluence, as depicted in Figure 6. The slight drop-off in re-
sistance from irradiation was probably due to radiation annealing. Annealing
effects in some cermet mixtures are expected to cause recrystallization and
bridging of isolated island groups within the mixture (3), reflecting a down-
ward trend in resistance. The precise composition of the cermet mixture
also is expected to heavily influence the extent of radiation annealing.
Very little is reported in the literature on radiation effects on cermets .
One study, conducted by IBM for the United States Army (8), was an
evaluation of a 50/50 Cr-SiO mixture sandwiched between a layer of SiO on each
side. This study revealed radiation-induced leakage current in the resistor ele-
ments, indicating air ionization effects. Effects on the absolute resistance val-
ues were not reported.
CERMET RESISTORS IN INTEGRATED CIRCUITS (IC)
Compatibility with IC's
To show the compatibility of cermet thin-films with IC's , employing a lay-
ered insulator of silicon nitride (\Si 3 N 4 ) on silicon dioxide POD, a simple de-
sign of a binary counter circuit was chosen for fabrication. The topology of this
circuit was such that no p-diffused region was used for the sole purpose of tun-
nelirig under a metal lead. Where tunnels were required, already existing drains
or sources were extended to provide the tunnel, thus minimizing load capacitance.
A schemetic diagram of the test circuit is given in Figures 7a and 7b.
The layout of the cermet load resistors was arranged so that a single set of
masks provided circuits having four different nominal values of resistance; this
was accomplished by simply ball-bonding to appropriate taps on a resistor stripe.
The active elements in this circuit were metal nitride-oxide semiconductor field
effect transistors (MNOSFET) with conductance values ultimately determined by
speed and "saturation" voltage requirements. Speed was limited primarily by
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Figure 6. Typical Stability Curves for Cermet Resistors
During Irradiation (Radiation Energy - 1.5Mev)
the time constant set by the product of the load resistor (Cermet) and the
MNOSFET input capacitance. In MNOSFET's, a decrease in the channel length
lowers capacitance while raising conductance, so the minimum length that is
consistent with present technology, 0.2 mils (after lateral diffusion), was used
A decrease in channel width lowers both input capacitance and conductance of
the device, while raising the saturation voltage.
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Figure 7a. Schematic Binary Counter Circuit
Figure 7b. Ball-Bonded Binary Counter Chip Configuration
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Circuit Performance
Speed was the circuit parameter optimized in this design and it far exceeded
the 256 ke specified level. For any given value of load resistance, the circuit
made the binary division at frequencies up to five times greater than the speci-
fied minimum frequency of 246 kc . 'Thus, an operational advantage was gained
because stray capacitance in the monolithic IC was minimized with the cermet
film.
Radiation Stress
Six binary counter circuits were irradiated at an energy level of 1.5 Mev.
A 1 kHz square wave signal was applied to the counter input while the output
pulse waveform was monitored by a Tektronix Type 585A Oscilloscope through-
out a radiation exposure sequence. Figure 8 shows typical waveforms for both
input and output connections. Degradation in the binary circuit performance
due to radiation was reflected by distortion of the output pulse waveform.
Figure 8. Typical Input-Output Waveforms for
Binary Circuit Tests
Three of the six test devices had their g p te threshold bias voltage (VTH )
adjusted as required to maintain an undistorted wave output pulse for each fluence
level. Results from this radiation exposure indicated a minimum gate voltage
shift for the individual devices at fluence levels • ip to 1 x 10 12 a/cm2 . Between
fluence levels of 1 x 10 12 and 1 x 10 13 a/cm2 , the gate threshold shifts were
gradual and ranged from 1.83 to 4.64 volts for the three devices. Exposures
beyond 1 x 10 13 a/cm2 showed rather abrupt shifts in gate threshold voltages,
the largest overall shift being 20.9 volts. Figure 9 is a graphic description of
the shifts in gate voltage versus fluence.
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Figure 9. Threshold Voltage Shift in Binary Circuit vs Fuence
On three separate binary IC devices, the gate bias was set initially at -10
volts and kept constant at this level throughout the irradiation sequence. Again,
a 1 kHz square wave signal was fed to the circuit input and the output waveform
was continuously monitored.
Very little distortion of the output pulse was detected for radiation exposures
up to 1 x 10 13 e/cm2 . However, for radiatio p exposures between fluence levels
of 1 x 10 13 e/cm2 and 1 x 10 14 e/cm2 , the output pulse became noticeably dis-
torted. Subsequent gate threshold voltage measurements following the radiation
exposure at 1 x 10 14 e/cm 3 showed that voltages of -13.6V, -14.5V, and -17.4V
were required to restore the output pulses to normal. These post-radiation
voltage levels approximate those of circuits with serial numbers 9 and 22 re-
ported initially in this section for the continuously varying gate bias with fluence .
The close agreement between the final threshold levels shows that the level of
bias applied during irradiation had little apparent effect on the degree of radia-
tion damage incurred.
The "damage mechanism" of ionizing radiation on insulated gate field effect
transistors has been thoroughly investigated by the Radio Corporation of America
(9) for NASA. The overall conclusion was that a buildup of trapped charge in
the insulator is the cause of the radiation damage.
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CONCLUSIONS
Cermet thin-film resistors have shown distinct performance advantages
in the areas of thermal stability and low parasitic capacitance. Cermet depos-
ited on silicon chips retains the desirable properties of an all-silicon IC device,
such as controlled dimensions in microcircuit configurations plus good definition
by photolithography. Cermet resistors show good radiation resistance, a prop-
erty essential to preventing wide load level shifts in IC's under radiation bom-
bardment. Cermet elements, when exposed to an intense r,.)diation field, fluence
up to 1 x 10 15 e/cm 2 , 1.5 Mev energy, showed less than a 1.0 percent change in
absolute resistance. These features give cermet thin-film resistors a distinct
advantage in performance characteristics over most silicon resistors, especially
for spacecraft electronics operating in high radiation flux areas.
It is recognized that to build cermet resistors into monolithic IC's is more
costly (about twice) than to build an all-silicon monolithic circuit because of the
added processing steps. Cermet's closely circumscribed performance prop-
erties, however, could easily justify the increased cost under circuit conditions
that demand close resistor tolerance (one percent) and functional stability in a
severe space environment.
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